Fujitsu MPB3052AT Bedienungsanleitung

C141-E045-02ENMPB3021ATMPB3032ATMPB3043ATMPB3052ATMPB3064ATDISK DRIVESPRODUCT MANUAL

C141-E045-02EN ix5.2.2 Command block registers... 5 - 85.2

C141-E045-02EN 5 - 35The host sets X'03' to the Features register. By issuing this command with setting a value tothe Sector Count register

C141-E045-02EN5 - 36At command issuance (I/O registers setting contents)1F7H(CM) 1 1 0 0 0 1 1 01F6H(DH)× × ×DV xx1F5H(CH)1F4H(CL)1F3H(SN)1F2H(SC)1F1H

C141-E045-02EN 5 - 37(16) EXECUTE DEVICE DIAGNOSTIC (X'90')This command performs an internal diagnostic test (self-diagnosis) of the device.

C141-E045-02EN5 - 38At command issuance (I/O registers setting contents)1F7H(CM) 1 0 0 1 0 0 0 01F6H(DH)× × ×DV xx1F5H(CH)1F4H(CL)1F3H(SN)1F2H(SC)1F1H

C141-E045-02EN 5 - 39At command issuance (I/O registers setting contents)1F7H(CM) 0 0 1 0 0 0 1 R1F6H(DH)×L×DV Head No. /LBA [MSB]1F5H(CH)1F4H(CL)1F3H

C141-E045-02EN5 - 40At command issuance (I/O registers setting contents)1F7H(CM) 0 0 1 1 0 0 1 R1F6H(DH)×L×DV Head No. /LBA [MSB]1F5H(CH)1F4H(CL)1F3H(

C141-E045-02EN 5 - 41At command completion (I/O registers contents to be read)1F7H(ST) Status information1F6H(DH)× × ×DV xx1F5H(CH)1F4H(CL)1F3H(SN)1F2

C141-E045-02EN5 - 42(22) IDLE (X'97' or X'E3')Upon receipt of this command, the device sets the BSY bit of the Status register, an

C141-E045-02EN 5 - 43At command completion (I/O registers contents to be read)1F7H(ST) Status information1F6H(DH)× × ×DV xx1F5H(CH)1F4H(CL)1F3H(SN)1F2

C141-E045-02EN5 - 44(24) STANDBY (X'96' or X'E2')Upon receipt of this command, the device sets the BSY bit of the Status register

C141-E045-02ENx5.6.4.5 Device terminating an Ultra DMA data in burst... 5 - 835.6.4.6 Host t

C141-E045-02EN 5 - 45At command issuance (I/O registers setting contents)1F7H(CM) X'94' or X'E0'1F6H(DH)× × ×DV xx1F5H(CH)1F4H(CL)

C141-E045-02EN5 - 46At command completion (I/O registers contents to be read)1F7H(ST) Status information1F6H(DH)× × ×DV xx1F5H(CH)1F4H(CL)1F3H(SN)1F2H

C141-E045-02EN 5 - 47At command issuance (I/O registers setting contents)1F7H(CM) X'98' or X'E5'1F6H(DH)× × ×DV xx1F5H(CH)1F4H(CL)

C141-E045-02EN5 - 48Table 5.7 Features Register values (subcommands) and functionsFeatures Resister FunctionX’D0’ SMART Read Attribute Values:A devic

C141-E045-02EN 5 - 49The host can predict failures in the device by periodically issuing the SMART Return Statussubcommand (FR register = DAh) to refe

C141-E045-02EN5 - 50The attribute value information is 512-byte data; the format of this data is shown below. Thehost can access this data using the

C141-E045-02EN 5 - 51Table 5.9 Format of insurance failure threshold value dataByte Item0001Data format version number02Attribute 1 Attribute ID03Ins

C141-E045-02EN5 - 52• Attribute IDThe attribute ID is defined as follows:Attribute ID Attribute name0 (Indicates unused attribute data.)1 Read error r

C141-E045-02EN 5 - 53• Raw attribute valueRaw attributes data is retained.• Failure prediction capability flagBit 0: The attribute value data is save

C141-E045-02EN5 - 54(29) FLUSH CACHE (X ‘E7’)This command is use by the host to request the device to flush the write cache. If the writecache is to

C141-E045-02EN xiFIGURESpage1.1 Current fluctuation (Typ.) when power is turned on... 1 - 72.1 Dis

C141-E045-02EN 5 - 555.3.3 Error postingTable 5.10 lists the defined errors that are valid for each command.Table 5.10 Command code and parametersComm

C141-E045-02EN5 - 565.4 Command ProtocolThe host should confirm that the BSY bit of the Status register of the device is 0 prior to issuea command. If

C141-E045-02EN 5 - 57Status readStatus read*1 When the IDD receives a command that hits the cache data during read-ahead, and transfers data fro

C141-E045-02EN5 - 58Note:For transfer of a sector of data, the host needs to read Status register (X'1F7') in order toclear INTRQ (interrupt

C141-E045-02EN 5 - 59c) When the device is ready to receive the data of the first sector, the device sets DRQ bit andclears BSY bit.d) The host writes

C141-E045-02EN5 - 60Note:For transfer of a sector of data, the host needs to read Status register (X'1F7') in order toclear INTRQ (interrupt

C141-E045-02EN 5 - 615.4.4 Other commands• READ MULTIPLE• SLEEP• WRITE MULTIPLESee the description of each command.5.4.5 DMA data transfer commands• R

C141-E045-02EN5 - 62Status read255210WordIOR- orIOW-DMACK-DMARQDRQExpanded[Single Word DMA transfer]CommandBSYINTRQDRDY~Parameter writeDRQData transfe

C141-E045-02EN 5 - 635.5 Ultra DMA feature set5.5.1 OverviewUltra DMA is a data transfer protocol used with the READ DMA and WRITE DMAcommands. When

C141-E045-02EN5 - 645.5.2 Phases of operationAn Ultra DMA data transfer is accomplished through a series of Ultra DMA data in or data outbursts. Each

C141-E045-02ENxii5.4 Protocol for command abort... 5 - 585.5 W

C141-E045-02EN 5 - 6511) The device shall drive the first word of the data transfer onto DD (15:0). This step mayoccur when the device first drives D

C141-E045-02EN5 - 663) The device shall stop generating DSTROBE edges within tRFS of the host negatingHDMARDY-.4) If the host negates HDMARDY- within

C141-E045-02EN 5 - 6710) The device shall latch the host's CRC data from DD (15:0) on the negating edge ofDMACK-.11) The device shall compare th

C141-E045-02EN5 - 6810) If the host has not placed the result of its CRC calculation on DD (15:0) since firstdriving DD (15:0) during (9), the host sh

C141-E045-02EN 5 - 699) The device shall assert DDMARDY- within tLI after the host has negated STOP. Afterasserting DMARQ and DDMARDY- the device sha

C141-E045-02EN5 - 70b) Device pausing an Ultra DMA data out burst1) The device shall not pause an Ultra DMA burst until at least one data word of an U

C141-E045-02EN 5 - 719) The device shall compare the CRC data received from the host with the results of itsown CRC calculation. If a miscompare erro

C141-E045-02EN5 - 7211) The device shall compare the CRC data received from the host with the results of itsown CRC calculation. If a miscompare erro

C141-E045-02EN 5 - 73I) The CRC generator polynomial is : G (X) = X16 + X12 + X5 + 1.Note: Since no bit clock is available, the recommended approach

C141-E045-02EN5 - 745.6 Timing5.6.1 PIO data transferFigure 5.9 shows of the data transfer timing between the device and the host system.

C141-E045-02EN xiiiTABLESpage1.1 Specifications ...

C141-E045-02EN 5 - 75t8t6t12t11t10t7t5t4t3t9t2it2t1t0AddressesIORDYIOCS16-Read dataDD0-DD15Write dataDD0-DD15DIOR-/DIOW-Symbol Timing parameter Min. M

C141-E045-02EN5 - 765.6.2 Single word DMA data transferFigure 5.10 show the single word DMA data transfer timing between the device and the hostsystem

C141-E045-02EN 5 - 775.6.3 Multiword data transferFigure 5.11 shows the multiword DMA data transfer timing between the device and the hostsystem.tFtEt

C141-E045-02EN5 - 785.6.4 Ultra DMA data transferFigures 5.12 through 5.21 define the timings associated with all phases of Ultra DMA bursts.Table 5.1

C141-E045-02EN 5 - 795.6.4.2 Ultra DMA data burst timing requirementsTable 5.12 Ultra DMA data burst timing requirements (1 of 2)NAMEMODE 0(in ns)MODE

C141-E045-02EN5 - 80Table 5.12 Ultra DMA data burst timing requirements (2 of 2)NAMEMODE 0(in ns)MODE 1(in ns)MODE 2(in ns)COMMENTMIN MAX MIN MAX MIN

C141-E045-02EN 5 - 815.6.4.3 Sustained Ultra DMA data in burst5.6.4.2 contains the values for the timings for each of the Ultra DMA Modes.Note: DD (1

C141-E045-02EN5 - 825.6.4.4 Host pausing an Ultra DMA data in burst5.6.4.2 contains the values for the timings for each of the Ultra DMA Modes.Notes:1

C141-E045-02EN 5 - 835.6.4.5 Device terminating an Ultra DMA data in burst5.6.4.2 contains the values for the timings for each of the Ultra DMA Modes.

C141-E045-02EN5 - 845.6.4.6 Host terminating an Ultra DMA data in burst5.6.4.2 contains the values for the timings for each of the Ultra DMA Modes.Not

C141-E045-02EN 5 - 855.6.4.7 Initiating an Ultra DMA data out burst5.6.4.2 contains the values for the timings for each of the Ultra DMA Modes.Note:

C141-E045-02EN5 - 865.6.4.8 Sustained Ultra DMA data out burst5.6.4.2 contains the values for the timings for each of the Ultra DMA Modes.Note: DD (1

C141-E045-02EN 5 - 875.6.4.9 Device pausing an Ultra DMA data out burst5.6.4.2 contains the values for the timings for each of the Ultra DMA Modes.Not

C141-E045-02EN5 - 885.6.4.10Host terminating an Ultra DMA data out burst5.6.4.2 contains the values for the timings for each of the Ultra DMA Modes.No

C141-E045-02EN 5 - 895.6.4.11Device terminating an Ultra DMA data in burst5.6.4.2 contains the values for the timings for each of the Ultra DMA Modes.

C141-E045-02EN5 - 905.6.5 Power-on and resetFigure 5.22 shows power-on and reset (hardware and software reset) timing.(1) Only master device is presen

C141-E045-02EN 6 - 1CHAPTER 6 OPERATIONS6.1 Device Response to the Reset6.2 Address Translation6.3 Power Save6.4 Defect Management6.5 Read-Ahead Cach

C141-E045-02EN6 - 26.1.1 Response to power-onAfter the master device (device 0) releases its own power-on reset state, the master deviceshall check a

C141-E045-02EN 6 - 36.1.2 Response to hardware resetResponse to RESET- (hardware reset through the interface) is similar to the power-on reset.Upon re

C141-E045-02EN6 - 46.1.3 Response to software resetThe master device does not check the DASP- signal for a software reset. If a slave device ispresen

C141-E045-02EN 1 - 1CHAPTER 1 DEVICE OVERVIEW1.1 Features1.2 Device Specifications1.3 Power Requirements1.4 Environmental Specifications1.5 Acoustic

C141-E045-02EN 6 - 56.1.4 Response to diagnostic commandWhen the master device receives an EXECUTE DEVICE DIAGNOSTIC command and theslave device is pr

C141-E045-02EN6 - 66.2 Address TranslationWhen the IDD receives any command which involves access to the disk medium, the IDDalways implements the ad

C141-E045-02EN 6 - 76.2.2 Logical address(1) CHS modeLogical address assignment starts from physical cylinder (PC) 0, physical head (PH) 0, andphysica

C141-E045-02EN6 - 8(2) LBA modeLogical address assignment in the LBA mode starts from physical cylinder 0, physical head 0,and physical sector 1. The

C141-E045-02EN 6 - 9Regardless of whether the power down is enabled, the device enters the idle mode. The devicealso enters the idle mode in the same

C141-E045-02EN6 - 10• STANDBY command• STANDBY IMMEDIATE command• INITIALIZE DEVICE PARAMETERS command• CHECK POWER MODE command(4) Sleep modeThe powe

C141-E045-02EN 6 - 116.4.1 Spare areaFollowing two types of spare area are provided for every physical head.1) Spare cylinder for sector slip:used for

C141-E045-02EN6 - 12(2) Alternate cylinder assignmentA defective sector is assigned to the spare sector in the alternate cylinder.This processing is p

C141-E045-02EN 6 - 13(3) Automatic alternate assignmentThe device performs the automatic assignment at following case.1) When ECC correction performan

C141-E045-02EN6 - 146.5.2 Caching operationCaching operation is performed only at issuance of the following commands. The devicetransfers data from t

C141-E045-02EN1 - 2(4) Average positioning timeUse of a rotary voice coil motor in the head positioning mechanism greatly increases thepositioning spe

C141-E045-02EN 6 - 15(3) Invalidating caching dataCaching data in the data buffer is invalidated in the following case.1) Following command is issued

C141-E045-02EN6 - 161) Sets the host address pointer (HAP) and the disk address pointer (DAP) to the lead ofsegment.Segment only for readDAPHAP2) Tran

C141-E045-02EN 6 - 17(3) Sequential readWhen the disk drive receives the read command that targets the sequential address to theprevious read command,

C141-E045-02EN6 - 184) The disk drive performs the read-ahead operation for all area of segment withoverwriting the requested data. Finally, the cach

C141-E045-02EN 6 - 193) After completion of data transfer of hit data, the disk drive performs the read-aheadoperation for the data area of which the

C141-E045-02EN6 - 201) In the case that the contents of the data buffer is as follows for example and the previouscommand is a sequential read command

C141-E045-02EN 6 - 211) The disk drive sets the HAP to the address where the partially hit data is stored, and setsthe DAP to the address just after t

C141-E045-02EN6 - 226.6 Write CacheThe write cache function of the drive makes a high speed processing in the case that data to bewritten by a write c

C141-E045-02EN 6 - 23At the time that the drive has stopped the command execution after the error recovery hasfailed, the write cache function is disa

FUJITSU LIMITEDBusiness PlanningSolid Square East Tower580 Horikawa-cho,Saiwai-ku, Kawasaki,210-0913, JapanTEL: 81-44-540-4056FAX: 81-44-540-4123FUJIT

C141-E045-02EN 1 - 3(5) Error correction and retry by ECCIf a recoverable error occurs, the disk drive itself attempts error recovery. The 18-byte EC

Reader Comment FormWe would appreciate your comments and suggestions for improving this publication.Publication No. Rev. Letter Title Current DateHow

C141-E045-02EN1 - 41.2 Device Specifications1.2.1 Specifications summaryTable 1.1 shows the specifications of the disk drive.Table 1.1 SpecificationsM

C141-E045-02EN iREVISION RECORDEdition Date published Revised contents01 August., 199702 March, 1998 All pages revised.Specification No.: C141-E045-*

C141-E045-02EN 1 - 51.2.2 Model and product numberTable 1.2 lists the model names and product numbers.Table 1.2 Model names and product numbersModel N

C141-E045-02EN1 - 6Table 1.3 Current and power dissipationTypical RMS current (*1) [mA]+12 V +5 VModel MPB3021ATMPB3032ATMPB3043ATMPB3052ATMPB3064ATAl

C141-E045-02EN 1 - 7(4) Current fluctuation (Typ.) when power is turned onNote:Maximum current is 1.5 A and is continuance is 1.5 secondsFigure 1.1 Cu

C141-E045-02EN1 - 81.4 Environmental SpecificationsTable 1.4 lists the environmental specifications.Table 1.4 Environmental specificationsTemperature•

C141-E045-02EN 1 - 91.6 Shock and VibrationTable 1.6 lists the shock and vibration specification.Table 1.6 Shock and vibration specificationVibration

C141-E045-02EN1 - 10(4) Data assurance in the event of power failureExcept for the data block being written to, the data on the disk media is assured

C141-E045-02EN 2 - 1CHAPTER 2 DEVICE CONFIGURATION2.1 Device Configuration2.2 System Configuration2.1 Device ConfigurationFigure 2.1 shows the disk d

C141-E045-02EN2 - 2(1) DiskThe outer diameter of the disk is 95 mm. The inner diameter is 25 mm. The number of disksused varies with the model, as d

C141-E045-02EN 2 - 3Spindle01ActuatorMPB3021 ModelMPB3032AT ModelSpindle120ActuatorMPB3052AT ModelSpindle23401ActuatorMPB3043AT ModelSpindle1320Actuat

C141-E045-02EN2 - 4(5) Air circulation systemThe disk enclosure (DE) is sealed to prevent dust and dirt from entering. The disk enclosurefeatures a c

C141-E045-02EN 2 - 52.2.3 2 drives connectionATA interfaceAT bus(Host interface)Disk drive #1Disk drive #0HA(Host adaptor)HostNote:When the drive that

C141-E045-02EN 3 - 1CHAPTER 3 INSTALLATION CONDITIONS3.1 Dimensions3.2 Mounting3.3 Cable Connections3.4 Jumper Settings3.1 DimensionsFigure 3.1 illus

C141-E045-02EN3 - 2Figure 3.1 Dimensions

C141-E045-02EN 3 - 33.2 Mounting(1) OrientationFigure 3.2 illustrates the allowable orientations for the disk drive. The mounting angle canvary ±5° f

C141-E045-02EN3 - 4Figure 3.3 Limitation of side-mountingFigure 3.4 Mounting frame structure5.0 or less4.5 orless2BFrame of systemcabinetDetails of BD

C141-E045-02EN 3 - 5(4) Ambient temperatureThe temperature conditions for a disk drive mounted in a cabinet refer to the ambienttemperature at a point

C141-E045-02EN3 - 6(5) Service areaFigure 3.6 shows how the drive must be accessed (service areas) during and after installation.Figure 3.6 Service ar

C141-E045-02EN 3 - 73.3 Cable Connections3.3.1 Device connectorThe disk drive has the connectors and terminals listed below for connecting external de

C141-E045-02EN3 - 83.3.2 Cable connector specificationsTable 3.2 lists the recommended specifications for the cable connectors.Table 3.2 Cable connect

C141-E045-02EN iiiPREFACEThis manual describes the MPB3021AT/MPB3032AT/MPB3043AT/MPB3052AT/MPB3064AT, a3.5-inch hard disk drive with a BUILT-IN contro

C141-E045-02EN 3 - 93.3.4 Power supply connector (CN1)Figure 3.9 shows the pin assignment of the power supply connector (CN1).(Viewed from cable side)

C141-E045-02EN3 - 103.4.2 Factory default settingFigure 3.11 shows the default setting position at the factory. (Master device setting)C04A01A02C01A39

C141-E045-02EN 3 - 1106B02CSEL connected to the interfaceCable selection can be done by thespecial interface cable.B01 05Figure 3.13 Jumper setting of

C141-E045-02EN3 - 12(3) Special setting 1 (SP1)The number of cylinders reported by the IDENTIFY DEVICE command is selected.(a) Default mode2 4

C141-E045-02EN 4 - 1CHAPTER 4 THEORY OF DEVICE OPERATION4.1 Outline4.2 Subassemblies4.3 Circuit Configuration4.4 Power-on sequence4.5 Self-calibratio

C141-E045-02EN4 - 24.2.2 HeadFigure 4.1 shows the read/write head structures. The MPB3021AT has 2 read/write heads, theMPB3032AT has 3, MPB3043AT has

C141-E045-02EN 4 - 34.2.3 SpindleThe spindle consists of a disk stack assembly and spindle motor. The disk stack assembly isactivated by the direct d

C141-E045-02EN4 - 44.3 Circuit ConfigurationFigure 4.2 shows the disk drive circuit configuration.(1) Read/write circuitThe read/write circuit consist

C141-E045-02EN 4 - 5Figure 4.2 MPB30xxAT Block diagram

C141-E045-02EN4 - 64.4 Power-on SequenceFigure 4.3 describes the operation sequence of the disk drive at power-on. The outline isdescribed below.a) A

iv C141-E045-02ENConventions for Alert MessagesThis manual uses the following conventions to show the alert messages. An alert message consists ofan

C141-E045-02EN 4 - 7c)b)a)Release heads fromactuator lockConfirming spindle motorspeedSelf-diagnosis 2• Data buffer write/read testThe spindle moto

C141-E045-02EN4 - 84.5 Self-calibrationThe disk drive occasionally performs self-calibration in order to sense and calibratemechanical external forces

C141-E045-02EN 4 - 94.5.2 Execution timing of self-calibrationSelf-calibration is executed when:• The power is turned on.• The disk drive receives the

C141-E045-02EN4 - 104.6 Read/write CircuitThe read/write circuit consists of the read/write preamplifier (PreAMP), the write circuit, theread circuit,

C141-E045-02EN 4 - 11Figure 4.4 Read/write circuit block diagram

C141-E045-02EN4 - 124.6.3 Read circuitThe head read signal from the PreAMP is regulated by the automatic gain control (AGC)circuit. Then the output i

C141-E045-02EN 4 - 13Figure 4.6 PR4 signal transfer

C141-E045-02EN4 - 14(4) Viterbi detection circuitThe sample hold waveform output from the adaptive equalizer circuit is sent to the Viterbidetection c

C141-E045-02EN 4 - 15Table 4.3 Write clock frequency and transfer rate of each zoneZone 0 1 2 3 4 5 6 7Cylinder 0to660661to11971198to19381939to2672267

C141-E045-02EN4 - 164.7.1 Servo control circuitFigure 4.7 is the block diagram of the servo control circuit. The following describes thefunctions of

C141-E045-02EN vLIABILITY EXCEPTION"Disk drive defects" refers to defects that involve adjustment, repair, or replacement.Fujitsu is not lia

C141-E045-02EN 4 - 17c. Seek to specified cylinderDrives the VCM to position the head to the specified cylinder.d. CalibrationSenses and stores the th

C141-E045-02EN4 - 18(2) Servo burst capture circuitThe four servo signals can be synchronously detected by the STROB signal, full-waverectified integr

C141-E045-02EN 4 - 194.7.2 Data-surface servo formatFigure 4.8 describes the physical layout of the servo frame. The three areas indicated by (1) to(

C141-E045-02EN4 - 20(1) Write/read recoveryThis area is used to absorb the write/read transient and to stabilize the AGC.(2) Servo markThis area gener

C141-E045-02EN 4 - 21d) If the head is stopped at the reference cylinder from there. Track following control starts.(2) Seek operationUpon a data rea

C141-E045-02EN4 - 22e) The MPU is waiting for a PHASE signal. When no phase signal is sent for a specificperiod, the MPU resets the SVC and starts fr

C141-E045-02EN 5 - 1CHAPTER 5 INTERFACE5.1 Physical Interface5.2 Logical Interface5.3 Host Commands5.4 Command Protocol5.5 Ultra DMA feature Set5.6 T

C141-E045-02EN5 - 25.1 Physical Interface5.1.1 Interface signalsFigure 5.1 shows the interface signals.INTRQ : INTERRUPT REQUESTIOCS16-: IOCS 16PDIAG

C141-E045-02EN 5 - 35.1.2 Signal assignment on the connectorTable 5.1 shows the signal assignment on the interface connector.Table 5.1 Signal assignme

C141-E045-02EN5 - 4[signal] [I/O] [Description]DIOR–,HDMARDY–,HSTROBEI DIOR– is the strobe signal asserted by the host to read deviceregisters or the

C141-E045-02EN 5 - 5[signal] [I/O] [Description]IORDY,DDMARDY–,DSTROBEO This signal is negated to extend the host transfer cycle of any hostregister a

C141-E045-02EN5 - 65.2 Logical InterfaceThe device can operate for command execution in either address-specified mode; cylinder-head-sector (CHS) or

C141-E045-02EN 5 - 7Table 5.2 I/O registersI/O registersRead operation Write operationCommand block registers1 0 0 0 0 Data Data X'1F0'1 0 0

C141-E045-02EN5 - 85.2.2 Command block registers(1) Data register (X'1F0')The Data register is a 16-bit register for data block transfer bet

C141-E045-02EN 5 - 9[Diagnostic code]X'01': No Error Detected.X'03': Data Buffer Compare Error.X'05': ROM Sum Check Erro

C141-E045-02EN5 - 10(6) Cylinder Low register (X'1F4')The contents of this register indicates low-order 8 bits of the starting cylinder addr

C141-E045-02EN 5 - 11(9) Status register (X'1F7')The contents of this register indicate the status of the device. The contents of this regi

C141-E045-02EN5 - 12- Bit 3: Data Request (DRQ) bit. This bit indicates that the device is ready to transferdata of word unit or byte unit between th

C141-E045-02EN 5 - 135.2.3 Control block registers(1) Alternate Status register (X'3F6')The Alternate Status register contains the same info

C141-E045-02EN5 - 145.3.1 Command code and parametersTable 5.3 lists the supported commands, command code and the registers that neededparameters are

C141-E045-02EN viiCONTENTSpageCHAPTER 1 DEVICE OVERVIEW... 1 - 11.1 Fe

C141-E045-02EN 5 - 15Table 5.3 Command code and parameters (2 of 2)Command code (Bit) Parameters used7 6 5 4 3 2 1 0 FR SC SN CY DHSTANDBY IMMEDIATE 1

C141-E045-02EN5 - 165.3.2 Command descriptionsThe contents of the I/O registers to be necessary for issuing a command and the exampleindication of the

C141-E045-02EN 5 - 17Note:1. When the L bit is specified to 1, the lower 4 bits of the DH register and all bits of theCH, CL and SN registers indicate

C141-E045-02EN5 - 18At command completion (I/O registers contents to be read)1F7H(ST) Status information1F6H(DH)×L×DV End head No. /LBA [MSB]1F5H(CH)1

C141-E045-02EN 5 - 19Figure 5.2 shows an example of the execution of the READ MULTIPLE command.• Block count specified by SET MULTIPLE MODE command =

C141-E045-02EN5 - 20Note:If the command is terminated due to an error, the remaining number of sectors for whichdata was not transferred is set in thi

C141-E045-02EN 5 - 21At command completion (I/O registers contents to be read)1F7H(ST) Status information1F6H(DH)×L×DV End head No. /LBA [MSB]1F5H(CH)

C141-E045-02EN5 - 22At command completion (I/O registers contents to be read)1F7H(ST) Status information1F6H(DH)×L×DV End head No. /LBA [MSB]1F5H(CH)1

C141-E045-02EN 5 - 23At command completion (I/O registers contents to be read)1F7H(ST) Status information1F6H(DH)×L×DV End head No. /LBA [MSB]1F5H(CH)

C141-E045-02EN5 - 24The contents of the command block registers related to addresses after the transfer of a datablock containing an erred sector are

C141-E045-02ENviii3.4.1 Location of setting jumpers... 3 - 93

C141-E045-02EN 5 - 251) Single word DMA transfer mode 2:Sets the FR register = X'03' and SC register = X'12' by the SET FEATURESc

C141-E045-02EN5 - 26At command issuance (I/O registers setting contents)1F7H(CM) 0 0 1 1 1 1 0 01F6H(DH)×L×DV Start head No. /LBA [MSB]1F5H(CH)1F4H(CL

C141-E045-02EN 5 - 27At command completion (I/O registers contents to be read)1F7H(ST) Status information1F6H(DH)× × ×DV xx1F5H(CH)1F4H(CL)1F3H(SN)1F2

C141-E045-02EN5 - 28(11) INITIALIZE DEVICE PARAMETERS (X'91')The host system can set the number of sectors per track and the maximum head nu

C141-E045-02EN 5 - 29At command issuance (I/O registers setting contents)1F7H(CM) 1 1 1 0 1 1 0 01F6H(DH)× × ×DV xx1F5H(CH)1F4H(CL)1F3H(SN)1F2H(SC)1F1

C141-E045-02EN5 - 30Table 5.4 Information to be read by IDENTIFY DEVICE command (1 of 3)Word Value Description0 X‘0C5A’ General Configuration *11 X‘1

C141-E045-02EN 5 - 31Table 5.4 Information to be read by IDENTIFY DEVICE command (2 of 3)Word Value Description89-127 X‘00’ Reserved128 X‘00’ Security

C141-E045-02EN5 - 32Table 5.4 Information to be read by IDENTIFY DEVICE command (3 of 3)*8 Word 59: Transfer sector count currently set by READ/WRITE

C141-E045-02EN 5 - 33(13) IDENTIFY DEVICE DMA (X'EE')When this command is not used to transfer data to the host in DMA mode, this commandfun

C141-E045-02EN5 - 34Table 5.5 Features register values and settable modesFeatures Register Drive operation modeX‘02’ Enables the write cache function.